06
Oct
Design Verification Engineer, FPGA
Job Responsibilities: Assist with the planning, architecture, development, and use of configurable, self-checking testbenches implemented in System Verilog/UVM Develop constrained-random, metric-driven test plans and strategies to verify FPGAs performing signal […]