FPGA Design/Verification Engineer

Location: Sunnyvale, CA

Salary: $90.00 USD Hourly – $100.00 USD Hourly

Description:

Job Title: FPGA Design/Verification Engineer

Duration: 6 Months (Possible Extension)

Location: Sunnyvale, CA, Possible: onsite Denver CO.

Job Description:

The selected candidate will be responsible for ASIC & FPGA verification on R&D program. This engineer will be a verification UVM expert.

This engineer with have experience:

-Verifying FPGA and/or ASIC designs including creating UVM verification environments, testbenches, tests and coverage.

-Developing and finding more affordable ways to automate and develop verification scripts to improve FPGA verification efforts.

Cross discipline collaboration with RTL Designers, Systems Architects, RF/Analog & Digital Circuit designers and ASIC/FPGA engineers to create leading edge products for future business growth, contributing to complex systems employing high speed networking concepts.

The selected candidate will also provide support and technical direction to junior engineers.

Overall contribution to simulation, verification, integration & test of complex, high speed products.

By providing your phone number, you consent to: (1) receive automated text messages and calls from the Judge Group, Inc. and its affiliates (collectively “Judge”) to such phone number regarding job opportunities, your job application, and for other related purposes. Message & data rates apply and message frequency may vary. Consistent with Judge’s Privacy Policy, information obtained from your consent will not be shared with third parties for marketing/promotional purposes. Reply STOP to opt out of receiving telephone calls and text messages from Judge and HELP for help.

Contact:

This job and many more are available through The Judge Group. Please apply with us today!